

**Claims**

1. through 3. (Cancelled)

4. (Currently Amended) ~~The method of claim 3~~ A method comprising:  
simulating a first hardware component in a circuit design with a first simulation model in  
an electronic design automation (EDA) simulation environment;  
simulating a second hardware component in the circuit design with a second simulation  
model in the EDA simulation environment;  
identifying state information comprising a transfer from the first simulation model in the  
EDA simulation environment, said transfer being directed to the second simulation model;  
receiving the state information from the first simulation model; and  
making the state information available to the second simulation model without simulating  
the transfer in the circuit design, wherein receiving the state information and making the state  
information available comprises storing the state information in a coherent state memory space  
that is part of the EDA simulation environment and corresponds to an element in the circuit  
design being simulated, said coherent state of memory space being accessible to both the first  
simulation model and the second simulation model, wherein the coherent state memory space is  
accessible to a plurality of additional simulation models.

5. (Cancelled)

6. (Currently Amended) ~~The method of claim 5~~ A method comprising:  
simulating a first hardware component in a circuit design with a first simulation model in  
an electronic design automation (EDA) simulation environment;  
simulating a second hardware component in the circuit design with a second simulation  
model in the EDA simulation environment;  
identifying state information comprising a transfer from the first simulation model in the  
EDA simulation environment, said transfer being directed to the second simulation model;  
receiving the state information from the first simulation model; and  
making the state information available to the second simulation model without simulating  
the transfer in the circuit design, wherein receiving the state information and making the state  
information available comprises at least one of:  
a virtual transfer path for use when a simulation model of a transfer path in the  
circuit design is not included in the EDA simulation environment; and  
a higher performance transfer path than the simulation model of the transfer path  
in the circuit design, wherein the higher performance transfer path provides a lower level  
of resolution than the simulation model of the transfer path in the circuit design.

7. (Currently Amended) The method of claim [[3]] 4 wherein the EDA simulation  
environment comprises [[a]] the plurality of additional simulation models, each of the plurality  
of additional simulation models corresponding to one or more of a plurality of additional  
coherent state memory spaces, the method further comprising:  
identifying additional state information comprising additional transfers among the  
plurality of additional simulation models in the EDA simulation environment; and  
storing the additional state information in appropriate ones of the plurality of additional  
coherent state memory spaces such that the additional state information is accessible to  
corresponding ones of the plurality of additional simulation models without simulating the  
additional transfers in the circuit design.

8. (Currently Amended) ~~The method of claim 1 wherein the EDA simulation environment comprises a plurality of simulation domains, the A~~ method comprising:  
simulating a first hardware component in a circuit design with a first simulation model in an electronic design automation (EDA) simulation environment comprising a plurality of simulation domains;  
simulating a second hardware component in the circuit design with a second simulation model in the EDA simulation environment;  
identifying state information comprising a transfer from the first simulation model in the EDA simulation environment, said transfer being directed to the second simulation model;  
receiving the state information from the first simulation model;  
making the state information available to the second simulation model without simulating the transfer in the circuit design; and  
selectively activating and deactivating particular simulation domains in the EDA simulation environment such that a resolution and a performance for the circuit design being simulated is dynamically modified as the state information is received and made available.

9. (Currently Amended) The method of claim [[1]] 8 wherein the plurality of simulation domains comprise at least one of a software execution domain, a hardware simulation domain, and an abstract model simulation domain.

10. (Previously Presented) The method of claim 9 wherein the software execution domain comprises at least one of a native processor package, an instruction set simulator (ISS), and a programming language simulator to model software execution in one or more processors.

11. (Original) The method of claim 9 wherein the hardware simulation domain comprises at least one of a logic simulator and a programming language simulator.

12. (Original) The method of claim 11 wherein the logic simulator comprises one of a hardware description language (HDL) based simulator, a gate-level simulator, a simulation accelerator, a system simulator, a cycle simulator, and a programmable hardware emulator.

13. (Original) The method of claim 11 wherein the programming language simulator comprises at least one of a C programming language simulator, a C++ programming language simulator, a simulator using a C-based language, a simulator using a C++ based language, and a JAVA programming language simulator.

14. (Original) The method of claim 9 wherein the hardware simulation domain comprises at least one simulation model of a circuit element in the circuit design.

15. (Original) The method of claim 8 further comprising:  
partitioning the circuit design into the plurality of simulation domains based on a partition criteria.

16. (Original) The method of claim 15 wherein the partition criteria comprises at least one of an abstraction level, a simulation type, and a function type.

17. (Original) The method of claim 16 wherein partitioning the circuit design based on the abstraction level partitions the circuit design into at least one of a pin-level domain, a bus-level domain, and a transaction-level domain.

18. (Original) The method of claim 16 wherein partitioning the circuit design based on the simulation type partitions the circuit design into at least one of a software execution domain, a logic simulator domain, and a programming language simulator domain.

19. (Original) The method of claim 16 wherein partitioning the circuit design based on the function type comprises:

identifying one or more functional elements in the circuit design that have a particular level of independent operation from the remainder of the circuit design; and  
defining a domain encompassing each identified functional element.

20. (Previously Presented) The method of claim 8 wherein each of the plurality of simulation domains provides a particular performance level and a particular resolution level, and wherein the particular simulation domains are selectively activated or deactivated during particular stages of simulation in combinations that either accelerate performance of the EDA simulation environment or increase resolution of the EDA simulation environment.

21. (Original) The method of claim 8 wherein selectively activating and deactivating the particular simulation domains comprises:

- identifying a system state of the circuit design;
- determining which of the plurality of simulation domains are to be active for the identified system state; and
- advancing simulation time only in each activated simulation domain.

22. (Original) The method of claim 21 wherein determining which of the plurality of simulation domains are to be active for the identified system state comprises at least one of a centralized control, a transaction-based control, and a distribution control.

23. (Cancelled)

24. (Original) The method of claim 22 wherein the system state comprises system addresses in the circuit design.

25. (Original) The method of claim 22 wherein the system state comprises a data transaction in the circuit design, said data transaction being configured with information identifying which of the plurality of simulation domains are to be active for the data transaction, and wherein the transaction-based control comprises:

- sending a message to a centralized simulation clock as part of the data transaction, said message to instruct the centralized simulation clock with respect to which of the plurality of simulation domains are to be active for the data transaction.

26. (Original) The method of claim 22 wherein a predetermined simulation domain is configured with activation information identifying at least one particular system state for which the predetermined simulation domain is to be active, wherein identifying the system state comprises receiving a broadcast of the system state at the predetermined simulation domain, and wherein distributed control at the predetermined simulation domain comprises:

determining if the predetermined simulation domain is to be active for the identified system state based on the activation information; and

advancing an operation in the predetermined simulation domain accordingly.

27. (Original) The method of claim 26 wherein the information further identifies an event for terminating operation of the predetermined simulation domain for the at least one particular system state.

28. (Original) The method of claim 21 wherein determining which of the plurality of simulation domains are to be active for the identified system state depends on a plurality of control mechanisms, wherein each of the plurality of control mechanisms comprises a priority level, and wherein a higher priority control mechanism takes precedence over a lower priority control mechanism.

29. (Original) The method of claim 8 wherein the plurality of simulation domains comprise a hierarchical structure, and wherein selectively activating and deactivating the particular simulation domains is based on levels of the hierarchical structure.

30. (Currently Amended) The method of claim [[1]] 4 wherein both the first simulation model and the second simulation model are within a same simulation domain in the EDA simulation environment.

31. (Currently Amended) The method of claim [[1]] 4 wherein the first simulation model and the second simulation model are within different simulation domains in the EDA simulation environment.

32. (Cancelled)

33. (Cancelled)

34. (Currently Amended) ~~The method of claim 32~~ A method comprising:  
simulating a first abstraction level of a circuit functionality in a circuit design with a first  
simulation model in an electronic design automation (EDA) simulation environment;  
simulating a second abstraction level of the circuit functionality in the circuit design with  
a second simulation model in the EDA simulation environment, wherein the first simulation  
model and the second simulation model are among a plurality of simulation models representing  
a same functionality in the circuit design, each of the plurality of simulation models having a  
particular level of performance and resolution, and each of the plurality of simulation models  
being used at different stages of simulation depending on a desired performance level and/or  
resolution level of the simulation;  
reading state information from the first simulation model in the EDA simulation  
environment when a simulation domain of the first simulation model is deactivated; and  
writing the state information to the second simulation model in the EDA simulation  
environment prior to activation of a simulation domain of the second simulation model.

35. (Cancelled)

36. (Cancelled)

37. (New) The method of claim 4 wherein simulating the transfer from the first  
simulation model to the second simulation model in the circuit design comprises transferring the  
state information through at least one additional simulation model in the EDA simulation  
environment.